How do you plan to solve it?
module top_module ( input a, output y ); assign y = ~a; // NOT gate endmodule