4. NOT Gate

How do you plan to solve it?

These signals can act as negative edge triggered resets, or active low signals.

module top_module(
    input wire a,
    output wire y
);

    assign y = ~a;

endmodule