4. NOT Gate

How do you plan to solve it?

module top_module(input a, output y
    // Declare Inputs and outputs here
);
    // Module functionality here
    assign y=~a;
endmodule