4. NOT Gate

How do you plan to solve it?

/*Write your code here*/
module top_module (
    input wire a,
    output wire y
);
    assign y = ~a;
endmodule