4. NOT Gate

How do you plan to solve it?

module top_module (
        input a,
            output y
            );

            assign y = ~a;

            endmodule