4. NOT Gate

How do you plan to solve it?

just inverse the input and assign the output.

/*Write your code here*/
module top_module(
    input a,
    output y
);

assign y = ~a;

endmodule