EWskill Home
Verilog
Prev Problem
Next Problem
Login
Verilog
Close menu
Loading...
Task
Discussion
Submissions
Solution
Report
4. NOT Gate
All Submissions
Back To All Submissions
Previous Submission
Next Submission
srikrishr19
October 26, 2025
just using a negation for the input "~"
Code
module top_module ( input a, output y ); assign y=~a; endmodule
Was this helpful?
0
Upvote
Downvote