How do you plan to solve it?
module top_module ( input a, output y ); wire w; assign y = ~a; endmodule