EWskill Home
Verilog
Prev Problem
Next Problem
Login
Verilog
Close menu
Loading...
Task
Discussion
Submissions
Solution
Report
4. NOT Gate
All Submissions
Back To All Submissions
Previous Submission
Next Submission
topstrong89
September 11, 2025
Code
/*Write your code here*/ module top_module(input a, output wire y); assign y = ~a; endmodule
Was this helpful?
0
Upvote
Downvote