4. NOT Gate

• The goal is to complete the Inverted Assignment to the output .
• Here A is input and  Y is the output .
• In Verilog ' ~ '  is used to invert the given input.
• so we have assigned the ~ to the given input

module top_module(input a ,output y);
    assign y=~a;
endmodule