1. Wire

How do you plan to solve it?

just assigning the output to input

module top_module(input a, output y);
  // Write your code here
  assign y=a;
endmodule