1. Wire

How do you plan to solve it?

we can assign directly into the y using assign .In default it is wire. So y immediately shows the input.

module top_module(input a, output y);
  assign y=a;
endmodule