How do you plan to solve it?
module top_module(input a, output y); wire w; assign w= a; assign y= w; endmodule