Directly connecting the input and output via "assign"
module top_module(input a, output y); assign y = a; endmodule