1. Wire

declared a module with input a and output y, then assgin y=a inside the module.

Code

module top_module(input a, output y);
      assign y = a;
endmodule

Was this helpful?