looking at the picture and understand it
module top_module(input a, output y); assign y = a; endmodule