EWskill Home
Verilog
Prev Problem
Next Problem
Login
Verilog
Close menu
Loading...
Task
Discussion
Submissions
Solution
Report
1. Wire
All Submissions
Back To All Submissions
Previous Submission
Next Submission
EmreBAYAZIT
November 3, 2025
Code
module top_module( input wire a, output wire y); assign y = a; endmodule
Was this helpful?
0
Upvote
Downvote