1. Wire

How do you plan to solve it?

Straight forward, define the module with input a and b in the port declaration section. 
Use the assign statement for continuous assignment of input a directly to y.

module top_module (
	input a, // Port declarations
	output y
);
   
   // Logic description
   assign y = a;   // continuous assignment
   
endmodule