1. Wire

How do you plan to solve it?

Wire in real life is a continuously driven element. So as it is the verilog gives wire data type. For continuous assignment I used the keyword "assign".

module top_module(input a, output y);
  // Write your code here
  assign y=a;
endmodule