1. Wire

How do you plan to solve it?

I plan to solve it by using the keyword assign to assign a=y;

module top_module (input a, output y);
assign y = a;
endmodule