1. Wire

How do you plan to solve it?

module top_module(input a, output reg  y);
  // Write your code here
  always@(*)
  begin 
    y=a;
  end
endmodule