How do you plan to solve it?
Continuous assignments (assign) on wires always imply combinational connectivity without delay or storage.
assign
module top_module(input a, output y); // Write your code here assign y=a; endmodule