How do you plan to solve it?
assigned output equal to input
module top_module(input a, output y); assign y=a; endmodule