1. Wire

How do you plan to solve it?

Its a combinational logic, therefore the input is directly tied to the output.

module top_module(input a, output y);
  // Write your code here

  assign y=a;
endmodule