1. Wire

How do you plan to solve it?

module top_module(input wire a, output wire y);
  wire temp;
  assign temp =a;
  assign y = temp;

endmodule