How do you plan to solve it?
a simple wire
module top_module(input a, output y); assign y = a; endmodule