1. Wire

How do you plan to solve it?

Using dataflow modelling—use assign statement

module top_module(input a, output y);
  assign y=a;
endmodule