1. Wire

Just see only one input a which is connect to the output y so it goes assign y = a.

module top_module(input a, output y);
  assign y = a;
endmodule