How do you plan to solve it?
module top_module( input a, // for all input/output default type is wire output y ); assign y = a; endmodule