1. Wire

How do you plan to solve it? 

just assign given condition in correct form

module top_module (
  input a,
  output y
);
assign y = a;
endmodule