EWskill Home
Verilog
Prev Problem
Next Problem
Login
Verilog
Close menu
Loading...
Task
Discussion
Submissions
Solution
Report
1. Wire
All Submissions
Back To All Submissions
Previous Submission
Next Submission
rohittelkar05082001
December 12, 2025
Code
module top_module(input a, output y); // Write your code here assign y = a; endmodule
Was this helpful?
0
Upvote
Downvote