1. Wire

How do you plan to solve it?

module top_module(input a, output y);
  // Pass-through using a net and continuous assignment
    wire w;
      assign w = a;
        assign y = w;
        endmodule