How do you plan to solve it?
module top_module(input a, output y); assign w =a; assign y=a; endmodule