EWskill Home
Verilog
Prev Problem
Next Problem
Login
Verilog
Close menu
Loading...
Task
Discussion
Submissions
Solution
Report
1. Wire
All Submissions
Back To All Submissions
Previous Submission
Next Submission
sreepamuri
September 25, 2025
Solving Approach
Declare input and outputs
assign output value
Code
module top_module(input a, output y); assign y=a;// Write your code here endmodule
Was this helpful?
0
Upvote
Downvote