1. Wire

It's just a simple problem. You can read verilog started guide first and start finish this task after

module top_module(input a, output y);
  assign y = a;
endmodule