Select Answer
They automatically optimize synthesizing runtime performance
They force the compiler to run faster by parallelizing logic
They enable modularity, design reuse, and logic scalability
They assign unique physical FPGA pins upon synthesis
