78. D Flip-Flop with Asynchronous Reset

How do you plan to solve it?

module dff_async_reset (
    input  CLK,
    input  RST,
    input  D,
    output reg Q
);
    // async active-high reset with posedge sensitivity
    always@(posedge CLK or posedge RST)begin
        if(RST)begin
            Q <= 1'b0;
        end else begin
            Q <= D;
        end

    end
endmodule