77. D Flip-Flop

module dff_posedge (
    input  CLK,
    input  D,
    output reg Q
);
    // capture D on each rising edge of CLK
    always @(posedge CLK) begin
        Q <= D;
    end

endmodule