77. D Flip-Flop

How do you plan to solve it?

module dff_posedge(CLK,D,Q);
input CLK; 
input D;
output reg Q;

always@(posedge CLK)
begin
   Q<=D;
end
endmodule