75. D Latch

How do you plan to solve it?

module d_latch (
    input  EN,
    input  D,
    output reg Q
);
   always @ (*)begin
    if(!EN)begin
        Q=Q;
    end else begin
        Q=D;
    end
   end
endmodule