How do you plan to solve it?
module d_latch ( input EN, input D, output reg Q ); always @(*)begin if(EN)begin Q = D; end else begin Q = Q; end end endmodule