75. D Latch

How do you plan to solve it?

module d_latch (
    input  EN,
    input  D,
    output reg Q
);
   // Write your code here
   always@(D or EN)begin
    Q<=(EN)?D:Q;
   end

endmodule