75. D Latch

module d_latch (
    input  EN,
    input  D,
    output reg Q
);
    always @(*) begin
        if (EN) begin
            Q <= D;
        end
    end
endmodule