75. D Latch

Solving Approach

How do you plan to solve it?

module d_latch (
    input  EN,
    input  D,
    output Q
);
    // Mux with feedback: Q = EN ? D : Q
    assign Q = (EN) ? D : Q;
endmodule

Was this helpful?