How do you plan to solve it?
module d_latch ( input EN, input D, output reg Q ); // Write your code here always @ (EN or D) begin if(EN) Q<=D; // both non blocking and blocking works end endmodule