How do you plan to solve it?
module d_latch ( input EN, input D, output reg Q ); always @(EN or D) if(EN) Q<=D; else Q<=Q; // Write your code here endmodule