How do you plan to solve it?
module d_latch ( input EN, input D, output reg Q ); // Write your code here always @(*) begin Q=(EN)?D:Q; end endmodule