75. D Latch

How do you plan to solve it?

module d_latch (
    input  EN,
    input  D,
    output reg Q
);
   always @(EN or D)begin
    if(EN)
    Q<=D;

   end
endmodule