75. D Latch

How do you plan to solve it?

module d_latch (
    input  EN,
    input  D,
    output reg Q
);
   // Write your code here
   always@(EN or D)begin
    if(EN)
        Q <= D;
    // else 
    //     Q <= 1'b1;
   end 
endmodule