How do you plan to solve it?
module d_latch ( input EN, input D, output reg Q ); // Write your code here always @(*) begin case (EN) 1'b1: begin Q=D; end 1'b0: begin Q=Q; end endcase end endmodule